News

News Flash

Sound Design's Hearing Instrument Platform Wins EDN Innovation Award

May 1, 2010 – On April 26, 2010, the winners of the 20th Annual EDN Innovation Awards were announced.   The award in the Multiprocessing category went to Sound Design Technologies for Wolverine, its new open platform for hearing instruments.  This platform uses four instances of an application-specific DSP which was designed with Target's IP Designer tool-suite.

Following its earlier Voyageur platform, Wolverine is Sound Design's second ultra-low power platform containing advanced DSPs optimized with Target's tools.  Wolverine's DSPs provide significant instruction-level parallelism.  On top of that, task-level parallelism is exploited by combining four DSPs with eleven hardware accelerators.  With this massive amount of concurrency, the clock frequency can be reduced to as few as 2 MHz in a 90 nm device, while offering enough performance to run sophisticated audio algorithms, e.g. for acoustic beamforming.

Wolverine is the second platform developed by a Target customer that recently won an award for its low-power capabilities.  Last December, SiTel Semiconductor won a Frost and Sullivan Green Excellence Award for the energy-efficiency of its Green VoIP chipsets for Voice-over-IP communication.  SiTel's Green VoIP ICs are based on a unique multi-processor architecture, using two instances of the Gen2DSP processor designed and programmed with Target's IP Designer tool-suite. This allows the chips to deliver excellent performance at lower clock frequencies, and enables individual functional blocks to be turned on and off as needed.

News

Imec and Target Present Multi-Standard Low-Power LDPC Engine for Multi-Gbps Wireless Communication

Huawei Adopts Target’s IP Designer Tool-Suite to Build Next-Generation Baseband DSP

Target’s IP Designer Tool-Suite Adopted by Dialog Semiconductor to Create OpenVG Graphics Processor Core

Products/Technology

IP Designer
A retargetable tool-suite
for ASIP design
IP Programmer
Efficient SDKs for
ASIP-based SoCs
ASIP Modeling Services
Support services to develop nML processor models for IP Designer and IP Programmer
MP Designer
Multicore parallelization and platform generation

SPRING 2013 EVENTS

 

  • Mobile World Congress
    Barcelona, Feb. 25-28
  • Embedded World
    Nuremberg, Feb. 26-28
  • CDNLive Silicon Valley
    Santa Clara, Mar. 12
  • Design Automation & Test in Europe
    Grenoble, Mar. 19-21
  • SNUG Silicon Valley
    Santa Clara, Mar. 26
  • Linley Mobile Conf.
    Santa Clara, Apr. 17-18
  • Design West
    San Jose, Apr. 23-25
  • ChipEx
    Tel Aviv, May 1
  • Embedded Systems Expo
    Tokyo, May 8-10
  • Multicore DevCon
    Santa Clara, May 21-22
  • Design Automation Conf.
    Austin, June 3-5

TARGET IS HIRING

 

We are looking for enthusiastic engineers to expand our teams in Leuven, Belgium, and Boulder, Colorado. Check out our career pages for details.